

CMOS SCHMITT TRIGGER WITH CURRENT-CONTROLLED HYSTERESIS

BY

DAMIAN IMBREA*

Technical University “Gheorghe Asachi” of Iași,
Department of Electronics, Telecommunications and Information Technology

Received: June 10, 2015

Accepted for publication: June 30, 2015

Abstract. A new topology of Schmitt trigger circuit is proposed; the hysteresis can be adjusted by means of a bias current. The circuit is designed in 65 nm CMOS standard process and operates at 1 V ($\pm 10\%$) supply voltage in the temperature range $[-40, +125]$ °C. It can be used in both digital and analog applications up to 5 GHz input frequency. The silicon area occupied by the circuit is less than $21 \mu\text{m}^2$.

Key words: hysteresis; Schmitt trigger; threshold control; process corners.

1. Introduction

Several configurations of Schmitt trigger circuits have been proposed. Some of them are shown in Fig. 1; all these schematics include enhancement-mode transistors only. The threshold voltages V_{iL} and V_{iH} specific to a Schmitt trigger, also called *Low* and *High switching thresholds*, are dependent on the process variations, supply voltage and temperature. The frequency of the input signal V_{in} also affects V_{iL} and V_{iH} due to the intrinsic parasitic capacitors (not represented in Fig. 1).

Explanations and switching threshold calculations relating to the circuits in Fig. 1 *a, b, c* can be found in (Dokic, 2012). It can be seen that the

*Corresponding author: *e-mail*: dimbrea@etti.tuiasi.ro

schematic in Fig. 1 *c* is derived from the one in Fig. 1 *a* by removing two PMOS transistors; a similar way to get another trigger circuit, starting from that in Fig. 1 *a*, is to remove two NMOS transistors.




Fig. 1 – Configurations of CMOS Schmitt trigger circuits.

The circuits depicted in Fig. 1 *d*, *e*, *f*) are taken, in this order, from (Madhuri *et al.*, 2012; Arith *et al.*, 2013; Saxena *et al.*, 2014). The last two schematics may also be regarded as derived from that in Fig. 1 *a*, the circuit which is known as “conventional” Schmitt trigger.

The trigger described in (Singhanath *et al.*, 2011) is based on dynamic body biasing technique and consists of three stage CMOS inverters. The switching thresholds can be independently adjusted by controlling the body potential.

Fig. 3; these waveforms are taken from a low-frequency transient simulation.




Fig. 3 – Waveforms specific to the proposed Schmitt trigger.

At low values (close to V_{SS}) of the input voltage V_{in} the transistor N_1 is off ($I_1 = 0$); all this time the transistors P_1 , P_3 , P_5 are working in the triode region at zero drain current and the voltages V_1 , V_3 are close to V_{DD} . Increasing V_{in} will determine N_1 to enter the active (or saturation) region, while P_1 , P_3 and P_5

remain in the triode region. When V_{in} reaches the high threshold V_{th} , the transistors P_1 , P_3 and P_5 enter the active region. At this moment the current through P_5 is equal to I_b , V_1 falls approximately to 0.5 V and N_1 is still active; also, V_2 reaches about 0.15 V and V_3 drops to about 0.8 V.

From Fig. 2 (at low frequencies) it follows that

$$I_1 = I_b + I_3. \quad (2)$$

For both transistors N_1 and P_3 , working in strong inversion, we can evaluate the drain currents by using the square law

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (|V_{GS}| - |V_{th0}|)^2 (1 + \lambda |V_{DS}|), \quad (3)$$

where μ , C_{ox} , W/L , V_{th0} and λ are, respectively, the mobility of charge carriers, the gate-oxide capacitor per unit area, the channel width/length ratio, the threshold voltage with $V_{BS} = 0$ V (body-source voltage) and the channel-length modulation coefficient.

By combining (2) and (3) we get successively

$$\begin{aligned} & \frac{1}{2} \mu_n C_{oxn} \frac{W_1}{L_1} (V_{th} - V_{thn0})^2 (1 + \lambda_1 0.5V_{DD}) \cong \\ & \cong I_b + \frac{1}{2} \mu_p C_{oxp} \frac{W_3}{L_3} (0.85V_{DD} - V_{thp0})^2 (1 + \lambda_3 0.2V_{DD}), \end{aligned} \quad (4)$$

$$V_{th} \cong V_{thn0} + \sqrt{\frac{I_b + \frac{1}{2} \mu_p C_{oxp} \frac{W_3}{L_3} (0.85V_{DD} - V_{thp0})^2 (1 + \lambda_3 0.2V_{DD})}{\frac{1}{2} \mu_n C_{oxn} \frac{W_1}{L_1} (1 + \lambda_1 0.5V_{DD})}}. \quad (5)$$

After V_{in} exceeds the threshold V_{th} , the following will happen: P_3 turns off, N_1 enters the triode region and P_5 remains active ($I_1 = I_b$). Further, while V_{in} increases to V_{DD} , P_5 enters the triode region and then it turns off.

Decreasing V_{in} from V_{DD} to V_{SS} will determine V_3 to decrease almost linearly, P_5 to go successively in the triode and then in the active regions, and N_1 to enter the triode region; until V_{in} reaches the low threshold V_{tl} , P_3 remains off. When V_{in} equals V_{tl} , the transistor N_1 becomes active ($V_1 \approx 0.4$ V) and the voltage V_2 falls down to V_{SS} ; this would result in a large current through P_3 and therefore, N_1 is forced to return quickly back to the triode region. After V_{in} falls below the threshold V_{tl} , P_3 enters the triode region.

The relation $I_1 = I_b$ underlies the low threshold calculation. This time N_1 may operate in the moderate inversion or subthreshold region, depending on the value of I_b , so the EKV model (Enz *et al.*, 1995) should be used instead of (3). For NMOS transistors with $V_{BS} = 0$ V and $V_{DS} > 4V_T$, the model takes the form

$$I_D = 2n\mu_n C_{oxn} \frac{W}{L} V_T^2 \ln^2 \left(1 + \exp \frac{V_{GS} - V_{thn0}}{2nV_T} \right), \quad n = 1 + \frac{C_{dep}}{C_{oxn}}, \quad (6)$$

where n , C_{dep} and V_T are, respectively, the slope factor, the surface depletion capacitance and the thermal voltage. The slope factor n is technology-dependent, taking values in the range [1.1, 1.8], and it decreases slightly with increasing the difference $V_{GS} - V_{thn0}$ (also called pinch-off voltage).

The low threshold is given by

$$V_{iL} = V_{thn0} + 2nV_T \ln \left(\exp \frac{\sqrt{I_b L_1}}{V_T \sqrt{2n\mu_n C_{oxn} W_1}} - 1 \right). \quad (7)$$

By taking the difference between (5) and (7) we obtain the hysteresis value:

$$V_{iH} - V_{iL} \cong \sqrt{\frac{2I_b + \mu_p C_{oxp} \frac{W_3}{L_3} (0.85V_{DD} - V_{thp0})^2 (1 + \lambda_3 0.2V_{DD})}{\mu_n C_{oxn} \frac{W_1}{L_1} (1 + \lambda_1 0.5V_{DD})}} - 2nV_T \ln \left(\exp \frac{\sqrt{I_b L_1}}{V_T \sqrt{2n\mu_n C_{oxn} W_1}} - 1 \right). \quad (8)$$

The bias current I_b has a greater influence on the low threshold; the high threshold changes very little. Both switching thresholds and the hysteresis depend on the process variations, supply voltage and temperature.

At high frequencies the following equation should be used instead of (2)

$$I_1 = I_b + I_3 + I_{C1}, \quad (9)$$

where I_{C1} is the discharge current of capacitor C_1 ; the high threshold V_{iH} will increase. The low threshold V_{iL} should be calculated by using the relation

$$I_1 = I_b - I_{C1}. \quad (10)$$

This time the capacitor C_1 has to be charged by a current derived from the bias current I_b and thus, V_{iL} will decrease.

The capacitor C_2 determines a slight increase of V_{iH} through the current I_3 .

3. Simulation Results

Transient responses of the circuit to triangular rail-to-rail input voltages of 50 MHz and 1 GHz are illustrated in Figs. 4 and 5, respectively. The high

threshold is almost insensitive to the bias current and increases with frequency. The low threshold is sensitive to both bias current and frequency; in accordance with (7), its dependence on current is not linear. The range of the bias current I_b must be chosen depending on the input frequency.




Fig. 4 – Transient responses to 50 MHz input signal.




Fig. 5 – Transient responses to 1 GHz input signal.

The influences of the process variations, supply voltage and temperature (PVT) on the two switching thresholds are shown in Figs. 6,...,8; the simulations are performed at 1 GHz input frequency and 2 μ A bias current.

The low threshold V_{IL} is more sensitive to the process variations than the high threshold V_{IH} . From ff corner to sf corner, V_{IL} varies (approximately) between 150 mV and 400 mV; V_{IH} varies between 700 mV and 600 mV.

The changes in supply voltage (± 100 mV) have a slightly higher influence on the high threshold (about ± 50 mV).

Both switching thresholds are weakly dependent on temperature; V_{IL} is slightly more sensitive and it decreases by less than 50 mV with increasing temperature from -40 °C to 125 °C.




Fig. 6 – Switching thresholds versus process corners.




Fig. 7 – Switching thresholds versus supply voltage.




Fig. 8 – Switching thresholds versus temperature.

Fig. 9 shows the rise and fall times of the voltage V_2 , at 1 GHz input frequency.




Fig. 9 – Rise and fall times corresponding to voltage V_2 .

The current consumption of the circuit at 1 GHz input frequency, in the worst case conditions and $5 \mu\text{A}$ bias current is depicted in Fig. 10. The root mean square of the supply current is about $50 \mu\text{A}$.




Fig. 10 – Supply current consumption.

The silicon area of the Schmitt trigger in Fig. 2, which includes the load inverter Inv , is less than $21 \mu\text{m}^2$; the layout is illustrated in Fig. 11. The mirror P_4 - P_5 (situated in the upper part) occupies about half of the total area.




Fig. 11 – Layout view of the proposed Schmitt trigger.

For low-frequency applications the transistors can be sized differently. The channel-length modulation effect can be eliminated by increasing the transistor lengths.

4. Comparisons with Similar Works

The topology of the circuit proposed in this paper is a new one. Comparisons between this work and the ones referenced in this paper are rather difficult to do, because they provide too little information. However, some comparisons with (Yuan 2010) can be done, even if the circuit described there has a differential structure. The comparisons are listed in the Table 1.

Table 1
Comparisons

	This work	Yuan 2010
Process	65 nm CMOS std.	0.18 μm CMOS std.
Supply voltage	[0.9, 1.1] V 1 V nominal	1.8 V nominal
Supply current consumption	50 μA (rms)@1GHz 200 μA (peak)@1GHz	2.61 mA
PVT simulations	shown	not shown
Temperature range	[-40, +125] $^{\circ}\text{C}$	not shown
Max. input frequency	5 GHz	not shown
Controlled thresholds (at low frequency)	low threshold $0 < V_{iL} < 0.54 \text{ V}$	both thresholds $0.95 \text{ V} < V_{iL}, V_{iH} < 1.35 \text{ V}$
Max. hysteresis (at low frequency)	0.54 V	0.23 V
Rise time	35 ps@1GHz	not shown
Fall time	61 ps@1GHz	
Silicon area	< 21 μm^2	not shown

5. Conclusions

The new Schmitt trigger described in this work contains only 7 MOS transistors of type 1.0V standard- V_t . The circuit is designed in 65 nm CMOS standard process but can be implemented in any other technology. The silicon area is about 21 μm^2 ; also, the power consumption is quite small.

The circuit schematic consists of two inverters and two current sources; one of the current sources is controlled by an external bias current that serves to adjust the low switching threshold and also the hysteresis.

Simulations show that both switching thresholds are weakly dependent on temperature. The process variations and supply voltage have greater influences; their compensation up to a certain degree can be made through the external bias current.

The circuit can be used in digital and analog applications up to 5 GHz frequency.

REFERENCES

- Arith F.B., Mamun Md., Bhuiyan M.A.S., Bakar A.A.A., *Low Voltage Schmitt Trigger in 0.18 μm CMOS Technology*. Advances in Natural and Applied Sciences, **7**, 1, 33-38 (2013).
- Dokic B. L., *Cutting Edge Research in New Technologies*. InTech, 2012.
- Enz C.C., Krummenacher F., Vittoz E.A., *An Analytical MOS Transistor Model Valid in all Regions of Operation and Dedicated to Low-Voltage And Low-Current Applications*. J. Analog Integr. Circ. Sig. Process., **8**, 1, 83-114 (1995).
- Madhuri K., Srinivasulu A., Shaker C., Priyadarsini I., *Two New CMOS Schmitt Trigger Circuits Based on Current Sink and Pseudo Logic Structures*. iC3S, **3**, 18-21 (2012).
- Saxena A., Shrivastava A., Akashe S., *Estimation of High Performance in Schmitt Triggers with Stacking Power-Gating Techniques in 45 nm CMOS Technology*. Internat. J. Commun. Syst., **27**, 4369-4383 (2014).
- Singhanath P., Suadet A., Kanjanop A., Thongleam T., Kuankid S., Kasemsuwan V., *Low Voltage Adjustable CMOS Schmitt Trigger*. ICMSAO, 1-4 (2011).
- Yuan F., *Differential CMOS Schmitt Trigger with Tunable Hysteresis*. J. Analog Integr. Circ. Sig. Process., **62**, 245-248 (2010).

TRIGGER SCHMITT CMOS CU HISTEREZIS CONTROLAT ÎN CURENT

(Rezumat)

Se prezintă o nouă topologie de trigger Schmitt. Circuitul este proiectat într-o tehnologie CMOS standard de 65 nm și conține 7 tranzistoare MOS cu tensiuni de prag standard. Tensiunea de alimentare nominală este 1 V, cu toleranța $\pm 10\%$. Trigger-ul funcționează în gama de temperatură $[-40, +125]$ °C.

Schema circuitului conține două inversoare; unul este alimentat direct de la sursa de tensiune de 1 V iar celălalt este alimentat prin două surse de current, conectate în paralel. O sursă de current este controlată din exteriorul circuitului cu un current de polarizare de ordinul μA ; prin intermediul acestuia se reglează pragul de comutare inferior și implicit histerezisul.

Pragurile de comutare sunt puțin dependente de temperatură; influențe mai mari asupra lor au variațiile procesului tehnologic și ale tensiunii de alimentare.

Circuitul ocupă o arie de siliciu de aproximativ $21 \mu\text{m}^2$, are un consum de current relativ mic și poate fi utilizat în diverse aplicații (analogice și digitale). Tensiunea de intrare a circuitului poate să aibă frecvențe până la 5 GHz.